EDGEC@RTIX.



Deep Learning Accelerator



TSMC 12nm FinFET AI Performance of 40 TOPs @ 800 MHz

EdgeCortix[®] SAKURA-I: Energy-efficient Edge AI Co-processor

EdgeCortix SAKURA-I is a TSMC 12nm FinFET co-processor (accelerator) delivering class-leading compute efficiency and latency for edge artificial intelligence (AI) inference. It is powered by a 40 trillion operations per second (TOPS), single core **Dynamic Neural Accelerator**[®] (**DNA**) **Intellectual Property (IP**), which is EdgeCortix's proprietary neural processing engine with built-in runtime reconfigurable data-path connecting all compute engines together. DNA enables the new SAKURA-I AI co-processor to run multiple deep neural network models together, with ultra-low latency, while preserving exceptional TOPS utilization. This unique attribute is key to enhancing the processing speed, energy-efficiency, and longevity of the system-on-chip, providing exceptional total cost of ownership benefits. The DNA IP is specifically optimized for inference with streaming and high-resolution data.

Key industrial segments where the SAKURA-I performance profile is ideally suited include:

transportation/autonomous vehicles • defense • security • 5G communications • augmented & virtual reality • smart manufacturing • smart cities • smart retail & robotics • all markets that require low power • low latency Al inference.

KEY FEATURES40 TOPs
Al computeINT8 InferenceLow Power(99% of FP32
accuracy)PCI-E device
10-15W TDP



PCle x16 dev. boards available January 2023

Hardware Architecture Overview

- Up to 40 TOPS (single chip) and 200 TOPS (multi-chip)
- PCIe Device TDP @ 10W-15W
- Typical model Power consumption ~5W
- 2x64 LPDDR4x 16 GB
- PCIe Gen 3 up to 16 GB/s bandwidth
- Two form factors Dual M.2 and Low-profile PCIe
- Runtime-reconfigurable datapath


Dynamic Neural Accelerator® IP

- Optimized for INT8 and batch size 1
- Relatively large on-chip memory 20 MB
- Maximises compute utilization exploiting multiple degrees of parallelism defined by software
- Extreme low-latency (< 4 ms) on demanding workloads, like Yolov3, Yolov5, Point-Cloud processing based AI etc.

Product Description

EdgeCortix SAKURA-I AI Co-processor enabled devices are supported by the heterogeneous compiler and software framework - EdgeCortix MERA that can be installed from a public pip repository, enabling seamless compilation and execution of standard or custom convolutional neural networks (CNN) developed in industry-standard frameworks. MERA has built-in integration with Apache TVM, and provides simple API to seamlessly enable deep neural network graph compilation and inference using





the DNA AI engine in SAKURA-I. It provides profiling tools, code-generator and runtime needed to deploy any pre-trained deep neural network after a simple calibration and quantization step. MERA supports models to be quantized directly in the deep learning framework, e.g., Pytorch or TensorflowLite.

DETAILED FEATURE LIST

Diverse Operator Support

- · Standard and depth-wise convolutions
- Stride and dilation
- Symmetric/asymmetric padding
- Max pooling, average pooling
- ReLU, ReLU6, LeakyReLU, H-Swish and H-Sigmoid
- Upsampling and downsampling
- Residual connections, split etc.

Drop-in Replacement for GPUs

- Python and C++ interfaces
- PyTorch and TensorFlow-lite natively supported
- · No need for retraining
- · Supports high-resolution inputs


INT8 bit Quantization

- Post-training calibration and quantization
- Support for deep learning framework built-in quantizers
- Preserve high accuracy

Built-in Simulator

- Deploy without the SAKURA-I device, simulating inference within x86 environment
- Estimate inference latency & throughput under different conditions

To learn more visit edgecortix.com



All Rights Reserved © EdgeCortix 2023 | EdgeCortix, Dynamic Neural Accelerator are registered trademarks of EdgeCortix, Inc. All other products are the trademarks or registered trademarks of their respective holders. | *Revised January 2023

EDGEC©RTIX.

SAKURA-I™ Dynamic Neural Accelerator Framework